Abstract RF signal carries very low amount of energy and can be easily dissipated as heat loss. Threshold voltage and leakage current that are inherent in MOS transistors significantly affect the performance of an RF AC to DC converter. A device with bulk connected to its drain improves the threshold voltage and leakage current. This work designs the half-wave and full-wave AC to DC converters with devices' bulk connected to source and devices' bulk connected to drain. The designs used the native devices in TSMC 0.18 micron CMOS technology, and were simulated using transient analysis in different process corners and operating temperatures. In simulations, the RF signal was represented by a sinusoidal input of 900 MHz frequency and of 390 mV amplitude. The sizes of transistors and the number of stages, of each converter, that resulted to highest power efficiency were determined via circuit simulations. The optimal design was a four-stage half-wave AC to DC converter with devices' bulk connected to drain, which produced a DC output of 2.7 V with 37.42 % efficiency at 100 kilo ohm load.
Introduction
Today's technology allows electronic devices to be operated at low input voltages. These low power devices can be used in many applications such as temperature sensors, pressure sensors, biomedical sensors and RFID systems. The battery can be used as a source for these low power devices; however, battery has finite life and need to be changed periodically. Harvesting environmental energy can extend the battery life and minimize cycle of disposing and replacing of battery. The RF signals carry a small amount of energy which can be stored in a battery to operate low power devices by means of RF energy harvesting device.
The input RF signal that will undergo RF to DC conversion must have minimal loss and must be greater than the magnitude of the input signal. Schottky diodes are commonly exploited component in a RF to DC converter circuit [1] ; however, production cost may increase because of the non-standard CMOS process [2] .An alternative solution for this problem is to use diode connected CMOS. The problem arises in using diode connected CMOS transistor is the threshold voltage of the transistor itself. The works of Mandal et al. [3] to Shokrani et al. [8] proposes several threshold cancellation techniques to minimize the effect of the turn on voltage of the CMOS device. In 2012, works of Lin et al. [7] exploited the use of native CMOS device in lowering the threshold voltage of the transistor. However, the drawback of using a low threshold voltage device is the increase in leakage current. This current should be minimized because it decreases the overall output voltage and efficiency of the circuit. A simpler leakage current prevention technique is used by Shokrani et al. [8] in which was done by connecting the bulk to the drain of MOS transistor. This study aims to design an AC to DC converter for 900 MHz RF energy harvester circuit using Native CMOS device with proper connection of bulk. The second section presents a characterization of the threshold voltage and leakage current of native MOSFET devices in TSMC 0.18 um CMOS process. The third section is the design of an AC to DC converter base on multi stage half-wave rectifier using native CMOS device with bulk connected to source and bulk connected to drain. The fourth section of this paper is the design of AC to DC converter base on multistage full-wave rectifier with bulk connected to source and bulk connected to drain. It also includes the summary and the final design base on the gathered data.
Characterization of Threshold
Voltage and Leakage Current of 0.18 Micron Native Nmos Devices The transistors that were utilized in this work were characterized to determine the actual threshold voltage and the leakage current. The threshold voltage was determined through linear extrapolation technique [9] . The linear extrapolation method was done by measuring the drain current as a function of gate voltage.
The characterization procedure done in this work included the comparison of the threshold voltage and leakage current for the bulk connected to drain and bulk connected to source. According to Shokrani & et al. [8] , the threshold voltage is minimized by connecting the bulk to the drain. The threshold voltage when the bulk of a MOS transistor was connected to drain at TT process corner and 25 o C varies from 54 mV to 74 mV while for bulk connected to source it varies from 56 mV to 76 mV as shown in Fig. 1 . The lowering of threshold voltage was due to the reason that when a positive voltage is applied to the MOS transistor, the source to bulk voltage becomes negative as described in Equation 3 [8] . The works of Shokrani et al. [8] in 2012 also stated that the leakage current will be decreased when the bulk of the transistor is connected to the drain. This effect was graphically shown in Fig. 1 and can be described by Equation 2. During reverse bias region, the source to bulk voltage became positive resulting to an increase in threshold voltage V TH .
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Design of Ac-Dc Converter Using Multi-Stage Half-Wave Rectifier
The design of AC to DC converter based on multi-stage half-wave rectifier implemented the principle of voltage doubler. Moreover the design utilized the native CMOS device which is available in TSMC 0.18 um CMOS process and two bulk connections; bulk connected to source and bulk connected to drain. The source voltage for a 900 MHz frequency is set to 390 mV [10] . The design procedure is shown in Fig. 2 and the efficiency is computed by dividing the dc output power (P DC ) to the ac input power (P ac ) as shown in Equation 3. To determine the maximum number of stages and optimum size of transistors to be used, the power efficiency is measured while adding stages and varying the width to length (W/L) ratio of the transistor. The length of the transistor is fixed at 0.5 um and the number of stages is varied from 1 to 10 stages. The circuit for n-stage AC to DC converter based on half-wave rectifier with bulk connected to source is shown in Fig. 4 . The same procedure is followed in the design of n-stage AC to DC converter based on half-wave rectifier with bulk connected to drain. As the stages were added to the design, the efficiency improves due to an increase in the DC output voltage but it reaches a maximum point and begun to decrease as shown in Table I . The transistors' efficiency peaks at 4 to 5 stages. Increasing the number of stages would result to an increase in the number of components, hence the power loss due to leakage current and super threshold region would also increase in proportion to the number of stages as describe in Equations 8, 9, and 10 [12] . P sub1 and P sub2 are the power due to subthreshold region, P sup is the power due to superthreshold region and P leak is the power loss due to leakage current. In this case, a five stage with W/L = 40 was chosen in the design of half-wave multi-stage multiplier with bulk connected to source because it gives the maximum overall efficiency of 31.47 %, output voltage of 1.59 V, and output current of 0.57 uA at load of 100 kΩ. Table 2 shows the result for the n-stage half-wave rectifier with bulk connected to drain. The optimum size in this case was a four stage circuit with W/L=20. It gives a maximum overall efficiency of 37.42% with output voltage of 2.7V and output current of 27.01 uA at load R1 = 100 kΩ. 
Design of Ac-Dc Converter Using Multi-Stage Full-Wave Rectifier
The design of the AC to DC converter based on multi-stage full-wave rectifier was based on the design of the half-wave AC to DC converter. An additional NMOS diode connected MOS transistor circuit was used to allow conduction on the other half cycle.
Referring to Table 3 , the efficiency increases as the second and third stage were added but started to drop when fourth and fifth stages were also added. The drop in efficiency was expected because of the power loss exhibited by the added transistors. The W/L ratio that gives the maximum efficiency is W/L=30 at 22.89 % efficient. It also gives an output voltage of 1.98 V and output current of 19.81 uA for load of 100 kΩ. Table 4 shows the result for full-wave design with bulk connected to drain. The schematic is similar with Fig. 5 but the bulk connection was transferred to the drain. The W/L ratio that gave the highest efficiency and good amount of voltage was a three stage circuit with W/L=30 at 24.29 % efficient. It has an output voltage of 2.03 V and output current of 20.31 uA for load 100 kΩ. 
Summary of Results
As a summary, Table 5 presents a performance comparison between half-wave and full-wave designs with bulk connected to source and bulk connected to drain. Based on the result of the study, a four stage half-wave rectifier with bulk connected to drain was implemented as the final design. The final schematic diagram of the design is shown in Fig. 5 and the complete specification is shown in Table 6 . It can be seen in Fig. 6 that the sinusoidal input with frequency of 900 MHz and 390 mV peak produced DC output of 2.7 V. Moreover, the output has increased from 694 mV to 2.7 V, with average increment of 610mV per stage.
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Conclusions
This work designed 900 MHz AC to DC converters using native devices in TSMC 0.18 micron CMOS technology. Native NMOS with bulk connected to drain yielded lower threshold voltages and lower leakage currents, as compared to native NMOS with bulk connected to source. At room temperature, typical process, and device size of 10, native NMOS with bulk-drain connection had 72.9 mV threshold and 1.08 pA leakage, while native NMOS with bulk-source connection had 74 mV threshold and 1.18 pA leakage. Four designs were implemented in this study, namely: (Design 1) multi-stage half-wave rectifier with bulk-source connected native devices, (Design 2) multi-stage half-wave rectifier with bulk-drain connected native devices, (Design 3) multi-stage full-wave rectifier with bulk-source connected native devices, and (Design 4) multi-stage full-wave rectifier with bulk-drain connected native devices. Input RF signal was simulated using 900 MHz and 390 mV sinusoidal voltages. Optimum number of stages in each design was determined, and simulations showed that highest efficiency was achieved in 4 stages for half-wave rectifiers and 2 stages for full-wave rectifiers. Among the four designs, the 4-stage half-wave rectifier with bulk-drain connection yielded the highest output of 2.7 V with highest efficiency of 37.42% at 100 kΩ.
